1. Introduction

This handout is a reference guide for the β, the RISC processor design for 6.004. This is intended to be a complete and thorough specification of the programmer-visible state and instruction set.

2. Machine Model

The β is a general-purpose 32-bit architecture: all registers are 32 bits wide and when loaded with an address can point to any location in the byte-addressed memory. When read, register 31 is always 0; when written, the new value is discarded.

3. Instruction Encoding

Each β instruction is 32 bits long. All integer manipulation is between registers, with up to two source operands (one may be a sign-extended 16-bit literal), and one destination register. Memory is referenced through load and store instructions that perform no other computation. Conditional branch instructions are separated from comparison instructions: branch instructions test the value of a register that can be the result of a previous compare instruction.
There are only two types of instruction encoding: *Without Literal* and *With Literal*. Instructions without literals include arithmetic and logical operations between two registers whose result is placed in a third register. Instructions with literals include all other operations.

Like all signed quantities on the β, an instruction's literal is represented in two’s complement.

### 3.1 Without Literal

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Rc</th>
<th>Ra</th>
<th>Rb</th>
<th>unused</th>
</tr>
</thead>
</table>

### 3.2 With Literal

<table>
<thead>
<tr>
<th>Opcode</th>
<th>Rc</th>
<th>Ra</th>
<th>literal (two’s complement)</th>
</tr>
</thead>
</table>

### 4. Instruction Summary

Below are listed the 32 β instructions and their 6-bit opcodes. For detailed instruction operations, see the following section.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>0x20</td>
</tr>
<tr>
<td>ADDC</td>
<td>0x30</td>
</tr>
<tr>
<td>AND</td>
<td>0x28</td>
</tr>
<tr>
<td>ANDC</td>
<td>0x38</td>
</tr>
<tr>
<td>BEQ</td>
<td>0x1C</td>
</tr>
<tr>
<td>BNE</td>
<td>0x1D</td>
</tr>
<tr>
<td>CMPEQ</td>
<td>0x24</td>
</tr>
<tr>
<td>CMPEQC</td>
<td>0x34</td>
</tr>
<tr>
<td>CMPLE</td>
<td>0x26</td>
</tr>
<tr>
<td>CMPLT</td>
<td>0x25</td>
</tr>
<tr>
<td>CMPLTC</td>
<td>0x35</td>
</tr>
<tr>
<td>DIV</td>
<td>0x23</td>
</tr>
<tr>
<td>DIVC</td>
<td>0x33</td>
</tr>
<tr>
<td>DIVEC</td>
<td>0x1B</td>
</tr>
<tr>
<td>LD</td>
<td>0x18</td>
</tr>
<tr>
<td>LDR</td>
<td>0x1F</td>
</tr>
<tr>
<td>MUL</td>
<td>0x22</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMPLEQC</td>
<td>0x32</td>
</tr>
<tr>
<td>CMPLT</td>
<td>0x36</td>
</tr>
<tr>
<td>CMPLTC</td>
<td>0x35</td>
</tr>
<tr>
<td>CMPLEQC</td>
<td>0x34</td>
</tr>
<tr>
<td>CMPLE</td>
<td>0x26</td>
</tr>
</tbody>
</table>

### 5. Instruction Specifications

This section contains the specifications for the β instructions, listed alphabetically by mnemonic. No timing-dependent information is given: it is specifically assumed that there are no pathological timing interactions between instructions in this specification. Each instruction is considered atomic and is presumed to complete before the next instruction is executed. No assumptions are made about branch prediction, instruction prefetch, or memory caching.
5.1 ADD

Usage: ADD(Ra,Rb,Rc)

Opcode: 100000 | Rc | Ra | Rb | unused

Operation: PC ← PC + 4
Reg[Re] ← Reg[Ra] + Reg[Rb]

The contents of register Ra are added to the contents of register Rb and the 32-bit sum is written to Rc. This instruction computes no carry or overflow information. If desired, this can be computed through explicit compare instructions.

5.2 ADDC

Usage: ADDC(Ra,literal,Rc)

Opcode: 110000 | Rc | Ra | literal

Operation: PC ← PC + 4
Reg[Re] ← Reg[Ra] + SEXT(literal)

The contents of register Ra are added to literal and the 32-bit sum is written to Rc. This instruction computes no carry or overflow information. If desired, this can be computed through explicit compare instructions.

5.3 AND

Usage: AND(Ra,Rb,Rc)

Opcode: 101000 | Rc | Ra | Rb | unused

Operation: PC ← PC + 4
Reg[Re] ← Reg[Ra] & Reg[Rb]

This performs the bitwise boolean AND function between the contents of register Ra and the contents of register Rb. The result is written to register Rc.

5.4 ANDC

Usage: ANDC(Ra,literal,Rc)

Opcode: 111000 | Rc | Ra | literal

Operation: PC ← PC + 4
Reg[Re] ← Reg[Ra] & SEXT(literal)

This performs the bitwise boolean AND function between the contents of register Ra and literal. The result is written to register Rc.
5.5 BEQ/BF

Usage: BEQ(Ra,label,Rc)  
       BF(Ra,label,Rc)

Opcode: | 011100 | Rc | Ra | literal |

Operation:  
literal = ((OFFSET(label) − OFFSET(current instruction)) / 4)−1  
PC ← PC + 4  
EA ← PC + 4*SEXT(literal)  
TEMP ← Reg[Ra]  
Reg[Rc] ← PC  
if TEMP = 0 then PC ← EA

The PC of the instruction following the BEQ instruction (the updated PC) is written to register Rc. If the contents of register Ra are zero, the PC is loaded with the target address; otherwise, execution continues with the next sequential instruction.

The displacement literal is treated as a signed word offset. This means it is multiplied by 4 to convert it to a byte offset, sign extended to 32 bits, and added to the updated PC to form the target address.

5.6 BNE/BT

Usage: BNE(Ra,label,Rc)  
       BT(Ra,label,Rc)

Opcode: | 011101 | Rc | Ra | literal |

Operation:  
literal = ((OFFSET(label) − OFFSET(current instruction)) ÷ 4)−1  
PC ← PC + 4  
EA ← PC + 4*SEXT(literal)  
TEMP ← Reg[Ra]  
Reg[Rc] ← PC  
if TEMP ≠ 0 then PC ← EA

The PC of the instruction following the BNE instruction (the updated PC) is written to register Rc. If the contents of register Ra are non-zero, the PC is loaded with the target address; otherwise, execution continues with the next sequential instruction.

The displacement literal is treated as a signed word offset. This means it is multiplied by 4 to convert it to a byte offset, sign extended to 32 bits, and added to the updated PC to form the target address.
5.7 CMPEQ

Usage: CMPEQ(Ra, Rb, Rc)
Opcode: 100100 | Rc | Ra | Rb | unused
Operation:  
  PC ← PC + 4  
  if Reg[Ra] = Reg[Rb] then Reg[Rc] ← 1 else Reg[Rc] ← 0

If the contents of register Ra are equal to the contents of register Rb, the value one is written to register Rc; otherwise zero is written to Rc.

5.8 CMPE QC

Usage: CMPE QC(Ra, literal, Rc)
Opcode: 110100 | Rc | Ra | literal
Operation:  
  PC ← PC + 4  
  if Reg[Ra] = SEXT(literal) then Reg[Rc] ← 1 else Reg[Rc] ← 0

If the contents of register Ra are equal to literal, the value one is written to register Rc; otherwise zero is written to Rc.

5.9 CMPL E

Usage: CMPLE(Ra, Rb, Rc)
Opcode: 100110 | Rc | Ra | Rb | unused
Operation:  
  PC ← PC + 4  
  if Reg[Ra] ≤ Reg[Rb] then Reg[Rc] ← 1 else Reg[Rc] ← 0

If the contents of register Ra are less than or equal to the contents of register Rb, the value one is written to register Rc; otherwise zero is written to Rc.

5.10 CMPLEC

Usage: CMPLEC(Ra, literal, Rc)
Opcode: 110110 | Rc | Ra | literal
Operation:  
  PC ← PC + 4  
  if Reg[Ra] ≤ SEXT(literal) then Reg[Rc] ← 1 else Reg[Rc] ← 0

If the contents of register Ra are less than or equal to literal, the value one is written to register Rc; otherwise zero is written to Rc.
5.11 CMPLT

Usage: CMPLT(Ra,Rb,Rc)
 Opcode: \[100101\] Rc Ra Rb unused
 Operation: PC ← PC + 4
 if Reg[Ra] < Reg[Rb] then Reg[Rc] ← 1 else Reg[Rc] ← 0

If the contents of register Ra are less than the contents of register Rb, the value one is written to register Rc; otherwise zero is written to Rc.

5.12 CMPLTC

Usage: CMPLTC(Ra,literal,Rc)
 Opcode: \[110101\] Rc Ra literal
 Operation: PC ← PC + 4
 if Reg[Ra] < SEXT(literal) then Reg[Rc] ← 1 else Reg[Rc] ← 0

If the contents of register Ra are less than \textit{literal}, the value one is written to register Rc; otherwise zero is written to Rc.

5.13 DIV

Usage: DIV(Ra,Rb,Rc)
 Opcode: \[100011\] Rc Ra Rb unused
 Operation: PC ← PC + 4
 Reg[Rc] ← Reg[Ra] / Reg[Rb]

The contents of register Ra are divided by the contents of register Rb and the low-order 32 bits of the quotient are written to Rc.

5.14 DIVC

Usage: DIVC(Ra,literal,Rc)
 Opcode: \[110011\] Rc Ra literal
 Operation: PC ← PC + 4
 Reg[Rc] ← Reg[Ra] / SEXT(literal)

The contents of register Ra are divided by \textit{literal} and the low-order 32 bits of the quotient is written to Rc.
5.15 JMP

Usage: \texttt{JMP(Ra,Rc)}

Opcode: \begin{tabular}{c|c|c}
\hline
011011 & Rc & Ra \\
\hline
0000000000000000 & \\
\hline
\end{tabular}

Operation: \begin{align*}
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{EA} & \leftarrow \text{Reg}[\text{Ra}] \& 0xFFFFFFF \\
\text{Reg}[\text{Rc}] & \leftarrow \text{PC} \\
\text{PC} & \leftarrow \text{EA}
\end{align*}

The PC of the instruction following the JMP instruction (the updated PC) is written to register Rc, then the PC is loaded with the contents of register Ra. The low two bits of Ra are masked to ensure that the target address is aligned on a 4-byte boundary. Ra and Rc may specify the same register; the target calculation using the old value is done before the assignment of the new value. The unused literal field should be filled with zeroes. Note that JMP can clear the supervisor bit (bit 31 of the PC) but not set it – see section 6.3 for details.

5.16 LD

Usage: \texttt{LD(Ra,literal,Rc)}

Opcode: \begin{tabular}{c|c|c}
\hline
011000 & Rc & Ra \\
\hline
\end{tabular}

Operation: \begin{align*}
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{EA} & \leftarrow \text{Reg}[\text{Ra}] + \text{SEXT}(\text{literal}) \\
\text{Reg}[\text{Rc}] & \leftarrow \text{Mem}[\text{EA}]
\end{align*}

The effective address EA is computed by adding the contents of register Ra to the sign-extended 16-bit displacement \textit{literal}. The location in memory specified by EA is read into register Rc.

5.17 LDR

Usage: \texttt{LDR(label,Rc)}

Opcode: \begin{tabular}{c|c|c}
\hline
011111 & Rc & 11111 \\
\hline
\end{tabular}

Operation: \begin{align*}
\text{literal} & = ((\text{OFFSET}(\text{label}) - \text{OFFSET}(\text{current instruction})) / 4) - 1 \\
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{EA} & \leftarrow \text{PC} + 4*\text{SEXT}(\text{literal}) \\
\text{Reg}[\text{Rc}] & \leftarrow \text{Mem}[\text{EA}]
\end{align*}

The effective address EA is computed by multiplying the sign-extended \textit{literal} by 4 (to convert it to a byte offset) and adding it to the updated PC. The location in memory specified by EA is read into register Rc. The Ra field is ignored and should be 11111 (R31). The supervisor bit (bit 31 of the PC) is ignored (i.e., treated as zero) when computing EA.
5.18 MUL

Usage: MUL(Ra,Rb,Rc)
Opcode: 100010  Rc  Ra  Rb  unused
Operation: PC ← PC + 4
           Reg[Rc] ← Reg[Ra] * Reg[Rb]

The contents of register Ra are multiplied by the contents of register Rb and the low-order 32 bits of the product are written to Rc.

5.19 MULC

Usage: MULC(Ra,literal,Rc)
Opcode: 110010  Rc  Ra  literal
Operation: PC ← PC + 4
           Reg[Rc] ← Reg[Ra] * SEXT(literal)

The contents of register Ra are multiplied by literal and the low-order 32 bits of the product are written to Rc.

5.20 OR

Usage: OR(Ra,Rb,Rc)
Opcode: 101001  Rc  Ra  Rb  unused
Operation: PC ← PC + 4
           Reg[Rc] ← Reg[Ra] | Reg[Rb]

This performs the bitwise boolean OR function between the contents of register Ra and the contents of register Rb. The result is written to register Rc.

5.21 ORC

Usage: ORC(Ra,literal,Rc)
Opcode: 111001  Rc  Ra  literal
Operation: PC ← PC + 4
           Reg[Rc] ← Reg[Ra] | SEXT(literal)

This performs the bitwise boolean OR function between the contents of register Ra and literal. The result is written to register Rc.
5.22 SHL

Usage: \texttt{SHL(Ra,Rb,Rc)}

 Opcode: \begin{tabular}{c|c|c|c|c}
 \hline
 & Rc & Ra & Rb & unused \\
 \hline
 \end{tabular}

 Operation: 
\begin{align*}
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{Reg}[\text{Rc}] & \leftarrow \text{Reg}[\text{Ra}] \ll \text{Reg}[\text{Rb}]_{4:0}
\end{align*}

The contents of register \texttt{Ra} are shifted left 0 to 31 bits as specified by the five-bit count in register \texttt{Rb}. The result is written to register \texttt{Rc}. Zeroes are propagated into the vacated bit positions.

5.23 SHLC

Usage: \texttt{SHLC(Ra,literal,Rc)}

 Opcode: \begin{tabular}{c|c|c|c}
 \hline
 & Rc & Ra & literal \\
 \hline
 \end{tabular}

 Operation: 
\begin{align*}
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{Reg}[\text{Rc}] & \leftarrow \text{Reg}[\text{Ra}] \ll \text{literal}_{4:0}
\end{align*}

The contents of register \texttt{Ra} are shifted left 0 to 31 bits as specified by the five-bit count in \texttt{literal}. The result is written to register \texttt{Rc}. Zeroes are propagated into the vacated bit positions.

5.24 SHR

Usage: \texttt{SHR(Ra,Rb,Rc)}

 Opcode: \begin{tabular}{c|c|c|c|c}
 \hline
 & Rc & Ra & Rb & unused \\
 \hline
 \end{tabular}

 Operation: 
\begin{align*}
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{Reg}[\text{Rc}] & \leftarrow \text{Reg}[\text{Ra}] \gg \text{Reg}[\text{Rb}]_{4:0}
\end{align*}

The contents of register \texttt{Ra} are shifted right 0 to 31 bits as specified by the five-bit count in register \texttt{Rb}. The result is written to register \texttt{Rc}. Zeroes are propagated into the vacated bit positions.

5.25 SHRC

Usage: \texttt{SHRC(Ra,literal,Rc)}

 Opcode: \begin{tabular}{c|c|c|c|c}
 \hline
 & Rc & Ra & literal \\
 \hline
 \end{tabular}

 Operation: 
\begin{align*}
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{Reg}[\text{Rc}] & \leftarrow \text{Reg}[\text{Ra}] \gg \text{literal}_{4:0}
\end{align*}

The contents of register \texttt{Ra} are shifted right 0 to 31 bits as specified by the five-bit count in \texttt{literal}. The result is written to register \texttt{Rc}. Zeroes are propagated into the vacated bit positions.
5.26 SRA

Usage: \( \text{SRA}(Ra, Rb, Rc) \)

Opcode: \[
\begin{array}{cccc}
\text{101110} & \text{Rc} & \text{Ra} & \text{Rb} & \text{unused}
\end{array}
\]

Operation:
\[
\begin{align*}
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{Reg}[\text{Rc}] & \leftarrow \text{Reg}[\text{Ra}] \gg \text{Reg}[\text{Rb}]_{4:0}
\end{align*}
\]

The contents of register \( Ra \) are shifted arithmetically right 0 to 31 bits as specified by the five-bit count in register \( Rb \). The result is written to register \( Rc \). The sign bit (\( \text{Reg}[\text{Ra}]_{31} \)) is propagated into the vacated bit positions.

5.25 SRAC

Usage: \( \text{SRAC}(Ra, \text{literal}, Rc) \)

Opcode: \[
\begin{array}{cccc}
\text{111110} & \text{Rc} & \text{Ra} & \text{literal}
\end{array}
\]

Operation:
\[
\begin{align*}
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{Reg}[\text{Rc}] & \leftarrow \text{Reg}[\text{Ra}] \gg \text{literal}_{4:0}
\end{align*}
\]

The contents of register \( Ra \) are shifted arithmetically right 0 to 31 bits as specified by the five-bit count in \( \text{literal} \). The result is written to register \( Rc \). The sign bit (\( \text{Reg}[\text{Ra}]_{31} \)) is propagated into the vacated bit positions.

5.28 ST

Usage: \( \text{ST}(Rc, \text{literal}, Ra) \)

Opcode: \[
\begin{array}{cccc}
\text{011001} & \text{Rc} & \text{Ra} & \text{literal}
\end{array}
\]

Operation:
\[
\begin{align*}
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{EA} & \leftarrow \text{Reg}[\text{Ra}] + \text{SEXT}(\text{literal}) \\
\text{Mem}[\text{EA}] & \leftarrow \text{Reg}[\text{Rc}]
\end{align*}
\]

The effective address \( EA \) is computed by adding the contents of register \( Ra \) to the sign-extended 16-bit displacement \( \text{literal} \). The contents of register \( Rc \) are then written to the location in memory specified by \( EA \).

5.29 SUB

Usage: \( \text{SUB}(Ra, Rb, Rc) \)

Opcode: \[
\begin{array}{cccc}
\text{100001} & \text{Rc} & \text{Ra} & \text{Rb} & \text{unused}
\end{array}
\]

Operation:
\[
\begin{align*}
\text{PC} & \leftarrow \text{PC} + 4 \\
\text{Reg}[\text{Rc}] & \leftarrow \text{Reg}[\text{Ra}] - \text{Reg}[\text{Rb}]
\end{align*}
\]

The contents of register \( Rb \) are subtracted from the contents of register \( Ra \) and the 32-bit difference is written to \( Rc \). This instruction computes no borrow or overflow information. If desired, this can be computed through explicit compare instructions.
5.30 SUBC

Usage: SUBC(Ra,literal,Rc)
Opcode: 110001 Rc Ra literal
Operation: PC ← PC + 4
Reg[Rc] ← Reg[Ra] − SEXT(literal)

The constant literal is subtracted from the contents of register Ra and the 32-bit difference is written to Rc. This instruction computes no borrow or overflow information. If desired, this can be computed through explicit compare instructions.

5.31 XOR

Usage: XOR(Ra,Rb,Rc)
Opcode: 101010 Rc Ra Rb unused
Operation: PC ← PC + 4
Reg[Rc] ← Reg[Ra] ^ Reg[Rb]

This performs the bitwise boolean XOR function between the contents of register Ra and the contents of register Rb. The result is written to register Rc.

5.32 XORC

Usage: XORC(Ra,literal,Rc)
Opcode: 111010 Rc Ra literal
Operation: PC ← PC + 4
Reg[Rc] ← Reg[Ra] ^ SEXT(literal)

This performs the bitwise boolean XOR function between the contents of register Ra and literal. The result is written to register Rc.

5.33 XNOR

Usage: XNOR(Ra,Rb,Rc)
Opcode: 101011 Rc Ra Rb unused
Operation: PC ← PC + 4
Reg[Rc] ← ~(Reg[Ra] ^ Reg[Rb])

This performs the bitwise boolean XNOR function between the contents of register Ra and the contents of register Rb. The result is written to register Rc.
5.34 XNORC

Usage: XNORC(Ra, literal, Rc)

| Opcode: 111011 | Rc | Ra | literal |

Operation:

\[ \text{PC} \leftarrow \text{PC} + 4 \]
\[ \text{Reg}[Rc] \leftarrow \neg(\text{Reg}[Ra] \oplus \text{SEXT}(\text{literal})) \]

This performs the bitwise boolean XNOR function between the contents of register Ra and literal. The result is written to register Rc.

6. Extensions for Exception Handling

The standard \( \beta \) architecture described above is modified as follows to support exceptions and privileged instructions.

6.1 Exceptions

\( \beta \) exceptions come in three flavors: traps, faults, and interrupts.

Traps and faults are both the direct outcome of an instruction (e.g., an attempt to execute an illegal opcode) and are distinguished by the programmer's intentions. Traps are intentional and are normally used to request service from the operating system. Faults are unintentional and often signify error conditions.

Interrupts are asynchronous with respect to the instruction stream, and are usually caused by external events (e.g., a character appearing on an input device).

6.2 The XP Register

Register 30 is dedicated as the "Exception Pointer" (XP) register. When an exception occurs, the updated PC is written to the XP. For traps and faults, this will be the PC of the instruction following the one which caused the fault; for interrupts, this will be the PC of the instruction following the one which was about to be executed when the interrupt occurred. The instruction pointed to by XP–4 has not been executed.

Since the XP can be overwritten at unpredictable times as the result of an interrupt, it should not be used by user-mode programs while interrupts are enabled.

6.3 Supervisor Mode

The high bit of the PC is dedicated as the “Supervisor” bit. The instruction fetch and LDR instruction ignore this bit, treating it as if it were zero. The JMP instruction is allowed to clear the Supervisor bit but not set it, and no other instructions may have any effect on it. Only exceptions cause the Supervisor bit to become set.
When the Supervisor bit is clear, the processor is said to be in “user mode”. Interrupts are enabled while in user mode.

When the Supervisor bit is set, the processor is said to be in “supervisor mode”. While in supervisor mode, interrupts are disabled and privileged instructions (see below) may be used. Traps and faults while in supervisor mode have implementation-defined (probably fatal) effects.

Since the JMP instruction can clear the Supervisor bit, it is possible to load the PC with a new value and enter user mode in a single atomic action. This provides a safe mechanism for returning from a trap to the Operating System, even if an interrupt is pending at the time.

6.4 Exception Handling

When an exception occurs and the processor is in user mode, the updated PC is written to the XP, the Supervisor bit is set, the PC is loaded with an implementation-defined value, and the processor begins executing instructions from that point. This value is called the “exception vector”, and may depend on the kind of exception which occurred.

The only exception which must be supported by all implementations is the “reset” exception (also called the “power up” exception), which occurs immediately before any instructions are executed by the processor. The exception vector for power up is always 0. Thus, at power up time, the Supervisor bit is set, the XP is undefined, and execution begins at location 0 of memory.

6.5 Privileged Instructions

Some instructions may be available while in supervisor mode which are not available in user mode (e.g., instructions which interface directly with I/O devices). These are called “privileged instructions”. These instructions always have an opcode of 0x00; otherwise, their form and semantics are implementation-defined. Attempts to use privileged instructions while in user mode will result in an illegal instruction exception.

7. Software Conventions

This section describes our software programming conventions that supplement the basic architecture.

7.1 Reserved Registers

It is convenient to reserve a number of registers for pervasive standard uses. The hardware itself reserves R31 and R30; in addition, our software conventions reserve R29, R28, and R27.

These are summarized in the following table and are described more fully below.

<table>
<thead>
<tr>
<th>Register</th>
<th>Symbol</th>
<th>Usage</th>
</tr>
</thead>
<tbody>
<tr>
<td>R31</td>
<td>R31</td>
<td>Always zero</td>
</tr>
<tr>
<td>R30</td>
<td>XP</td>
<td>Exception pointer</td>
</tr>
<tr>
<td>Macro</td>
<td>Definition</td>
<td></td>
</tr>
<tr>
<td>-----------</td>
<td>----------------------------</td>
<td></td>
</tr>
<tr>
<td>BEQ(Ra, label)</td>
<td>BEQ(Ra, label, R31)</td>
<td></td>
</tr>
<tr>
<td>BF(Ra, label)</td>
<td>BF(Ra, label, R31)</td>
<td></td>
</tr>
<tr>
<td>BNE(Ra, label)</td>
<td>BNE(Ra, label, R31)</td>
<td></td>
</tr>
<tr>
<td>BT(Ra, label)</td>
<td>BT(Ra, label, R31)</td>
<td></td>
</tr>
<tr>
<td>BR(label, Rc)</td>
<td>BEQ(R31, label, Rc)</td>
<td></td>
</tr>
<tr>
<td>BR(label)</td>
<td>BR(label, R31)</td>
<td></td>
</tr>
<tr>
<td>JMP(Ra)</td>
<td>JMP(Ra, R31)</td>
<td></td>
</tr>
<tr>
<td>LD(label, Rc)</td>
<td>LD(R31, label, Rc)</td>
<td></td>
</tr>
<tr>
<td>ST(Rc, label)</td>
<td>ST(Rc, label, R31)</td>
<td></td>
</tr>
<tr>
<td>MOVE(Ra, Rc)</td>
<td>ADD(Ra, R31, Rc)</td>
<td></td>
</tr>
<tr>
<td>CMOVE(c, Rc)</td>
<td>ADDC(R31, c, Rc)</td>
<td></td>
</tr>
<tr>
<td>PUSH(Ra)</td>
<td>ADDC(SP, 4, SP)</td>
<td></td>
</tr>
<tr>
<td>POP(Rc)</td>
<td>LD(SP, -4, Rc)</td>
<td></td>
</tr>
<tr>
<td>ALLOCATE(k)</td>
<td>ADDC(SP, 4*k, SP)</td>
<td></td>
</tr>
<tr>
<td>DEALLOCATE(k)</td>
<td>SUBC(SP, 4*k, SP)</td>
<td></td>
</tr>
</tbody>
</table>

### 7.3 Stack Implementation

SP is a reserved register that points to the top of the stack. The stack is an arbitrary contiguous region of memory. The contents of SP are always a multiple of 4 and each stack slot is 4 bytes. SP points to the location just beyond the topmost element on the stack. The stack grows upward in memory (i.e., towards higher addresses). Four macros are defined for manipulating the stack:

- **PUSH(Ra)** - Push the contents of register Ra onto the stack
- **POP(Rc)** - Pop the top element of the stack into Rc
- **ALLOCATE(k)** - Push k words of uninitialized data onto the stack
- **DEALLOCATE(k)** - Pop k words off of the stack and throw them away
7.4 Procedure Linkage

A procedure’s arguments are passed on the stack. Specifically, when a procedure is entered, the topmost element on the stack is the first argument to the procedure; the next element on the stack is the second argument to the procedure, and so on. A procedure’s return address is passed in LP, which is a register reserved for this purpose. A procedure returns its value (if any) in R0 and must leave all other registers, including the reserved registers, unaltered.

Thus, a typical call to a procedure named F looks like:

```plaintext
(push arg_{n-1})
...
(push arg_1)
(push arg_0)
BR (F, LP)
DEALLOCATE (n)
(use R0, which is now F(arg_0, arg_1, ..., arg_{n-1}))
```

7.5 Stack Frames

The preceding section describes the rules which procedures must follow to interoperate properly. This section describes our conventional means of writing a procedure which follows those rules.

A procedure invocation requires storage for its arguments, its local variables, and any registers it needs to save and restore. All of this storage is allocated in a contiguous region of the stack called a “stack frame”. Procedures “activate” stack frames on entry and “deactivate” them on exit. BP is a reserved register which points to a fixed location within the currently active stack frame. Procedures use a standard prologue and epilogue to activate and deactivate the stack frame.

The standard prologue is:

```plaintext
PUSH (LP)
PUSH (BP)
MOVE (SP, BP)
ALLOCATE (k)  | allocate space for locals
(push registers which are used by procedure)
```

Note that either of the last two steps may be omitted if there are no local variables or if there are no registers to save.

The standard epilogue is:

```plaintext
(pop registers which are used by procedure)
MOVE (BP, SP)  | deallocate space for locals
POP (BP)
POP (LP)
JMP (LP)
```

Note that the epilogue assumes that the body of the procedure has no net effect on SP. Also note that either or both of the first two steps may be omitted if there are no registers to restore or if there are no local variables.
The standard prologue and epilogue together with the argument passing conventions imply the following layout for a stack frame:

```
arg_{n-1}
...
arg_1
arg_0
saved LP
saved BP
local_0
local_1
...
local_{k-1}
(saved regs)
```

Note that BP always points to the first stack slot above the saved BP, which is the same as the first local variable (if any). It also points to the third stack slot above the first argument (if any). So within the procedure’s body, its arguments and locals may be accessed via constant offsets from BP.
Summary of β Instruction Formats

Operate Class:

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>10</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>xxxx</td>
<td>Rc</td>
<td>Ra</td>
<td>Rb</td>
<td>unused</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

OP(Ra,Rb,Rc): \[ \text{Reg}[Rc] \leftarrow \text{Reg}[Ra] \text{ op Reg}[Rb] \]

Opcodes: ADD (plus), SUB (minus), MUL (multiply), DIV (divided by)
AND (bitwise and), OR (bitwise or), XOR (bitwise exclusive or), XNOR (bitwise exclusive nor)
CMPEQ (equal), CMPLT (less than), CMPLE (less than or equal) [result = 1 if true, 0 if false]
SHL (left shift), SHR (right shift w/o sign extension), SRA (right shift w/ sign extension)

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>11</td>
<td>xxxx</td>
<td>Rc</td>
<td>Ra</td>
<td>literal (two’s complement)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

OPC(Ra,literal,Rc): \[ \text{Reg}[Rc] \leftarrow \text{Reg}[Ra] \text{ op SEXT(literal)} \]

Opcodes: ADDC (plus), SUBC (minus), MULC (multiply), DIVC (divided by)
ANDC (bitwise and), ORC (bitwise or), XORC (bitwise exclusive or), XNORC (bitwise exclusive nor)
CMPEQC (equal), CMPLTC (less than), CMPLEC (less than or equal) [result = 1 if true, 0 if false]
SHLC (left shift), SHRC (right shift w/o sign extension), SRAC (right shift w/ sign extension)

Other:

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>01</td>
<td>xxxx</td>
<td>Rc</td>
<td>Ra</td>
<td>literal (two’s complement)</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

LD(Ra,literal,Rc): \[ \text{Reg}[Rc] \leftarrow \text{Mem[Reg}[Ra] + SEXT(literal)] \]
ST(Rc,literal,Ra): \[ \text{Mem[Reg}[Ra] + SEXT(literal)] \leftarrow \text{Reg}[Rc] \]
JMP(Ra,Rc): \[ \text{Reg}[Rc] \leftarrow \text{PC} + 4; \text{PC} \leftarrow \text{Reg}[Ra] \]
BEQ/BF(Ra,label,Rc): \[ \text{Reg}[Rc] \leftarrow \text{PC} + 4; \text{if Reg}[Ra] = 0 \text{ then PC} \leftarrow \text{PC} + 4 + 4 \text{SEXT(literal)} \]
BNE/BT(Ra,label,Rc): \[ \text{Reg}[Rc] \leftarrow \text{PC} + 4; \text{if Reg}[Ra] \neq 0 \text{ then PC} \leftarrow \text{PC} + 4 + 4 \text{SEXT(literal)} \]
LDR(Ra,label,Rc): \[ \text{Reg}[Rc] \leftarrow \text{Mem[PC} + 4 + 4 \text{SEXT(literal)]} \]

Opcode Table: (*optional opcodes)

<table>
<thead>
<tr>
<th>5:3</th>
<th>2:0</th>
<th>000</th>
<th>001</th>
<th>010</th>
<th>011</th>
<th>100</th>
<th>101</th>
<th>110</th>
<th>111</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>LD</td>
<td>ST</td>
<td>JMP</td>
<td>BEQ</td>
<td>BNE</td>
<td>LDR</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>ADD</td>
<td>SUB</td>
<td>MUL*</td>
<td>DIV*</td>
<td>CMPEQ</td>
<td>CMPLT</td>
<td>CMPLE</td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>AND</td>
<td>OR</td>
<td>XOR</td>
<td>XNOR</td>
<td>SHL</td>
<td>SHR</td>
<td>SRA</td>
<td></td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>ADDC</td>
<td>SUBC</td>
<td>MULC*</td>
<td>DIVC*</td>
<td>CMPEQC</td>
<td>CMPLTC</td>
<td>CMPLEC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>ADDC</td>
<td>OR</td>
<td>XORC</td>
<td>XNORC</td>
<td>SLL</td>
<td>SHRC</td>
<td>SRAC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>101</td>
<td>ADDC</td>
<td>ORC</td>
<td>XORC</td>
<td>XNORC</td>
<td>SLL</td>
<td>SHRC</td>
<td>SRAC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>110</td>
<td>ADDC</td>
<td>ORC</td>
<td>XORC</td>
<td>XNORC</td>
<td>SLL</td>
<td>SHRC</td>
<td>SRAC</td>
<td></td>
<td></td>
</tr>
<tr>
<td>111</td>
<td>ADDC</td>
<td>ORC</td>
<td>XORC</td>
<td>XNORC</td>
<td>SLL</td>
<td>SHRC</td>
<td>SRAC</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

6.004 Computation Structures - 17 - β Documentation