Unpipelined Beta

Reset: 0x80000000
Illop: 0x80000004
XAdr: 0x80000008

Control logic

<table>
<thead>
<tr>
<th>ALUFN[5:0]</th>
<th>Operation</th>
<th>Output value Y[31:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>000011</td>
<td>CMPEQ</td>
<td>Y = (A == B)</td>
</tr>
<tr>
<td>000101</td>
<td>CMPLT</td>
<td>Y = (A &lt; B)</td>
</tr>
<tr>
<td>000111</td>
<td>CMPLE</td>
<td>Y = (A ≤ B)</td>
</tr>
<tr>
<td>010000</td>
<td>ADD</td>
<td>Y = A+B</td>
</tr>
<tr>
<td>010001</td>
<td>SUB</td>
<td>Y = A−B</td>
</tr>
<tr>
<td>101110</td>
<td>OR</td>
<td>Y[i] = A[i] + B[i]</td>
</tr>
<tr>
<td>100110</td>
<td>XOR</td>
<td>Y[i] = A[i] ⊕ B[i]</td>
</tr>
<tr>
<td>101001</td>
<td>XNOR</td>
<td>Y[i] = ¬(A[i] ⋅ B[i])</td>
</tr>
<tr>
<td>101010</td>
<td>“A”</td>
<td>Y = A</td>
</tr>
<tr>
<td>110000</td>
<td>SHL</td>
<td>Y = A &lt;&lt; B</td>
</tr>
<tr>
<td>110001</td>
<td>SHR</td>
<td>Y = A &gt;&gt; B</td>
</tr>
<tr>
<td>110011</td>
<td>SRA</td>
<td>Y = A &gt;&gt; B (sign extended)</td>
</tr>
</tbody>
</table>

6.004 Worksheet - 1 of 8 - Beta Implementation
Problem 1.

For this problem assume that each register has been initialized to the value 0x0000??00 where "??" is the register number as a two-digit hex number. So R0 is initialized to 0x00000000, R1 to 0x00000100, ..., and R30 to 0x00001E00. R31 of course always reads as 0.

For each instruction below, please indicate the values that will be found in the unpipelined Beta datapath just before the end of the clock cycle in which the instruction is executed. If the value doesn’t matter since it’s not used during the execution of the instruction or can’t be determined, write “_”.

. = 0x100
SUB(R5,R3,R7)

. = 0x100
SHLC(R30,8,R16)
. = 0x100
LD(R3, -0x200, R7)

// hex for instruction 0x60E3FE00
. = 0x100
JMP(LP)

LP = R28 = 0x1c

0x100 + 0x1c = 0x180

. = 0x100
BEQ(R31, +0x80, LP)

+0x80 = 0x180

 literals: (0x80 - 0x104)

= 0x1f

4 literals = 0x7c
Problem 2.

Consider adding the following instructions to the Beta instruction set, for implementation on the Beta hardware shown in lecture (see diagram included in the reference material at the end of this quiz). You’re allowed to change how the control signals are generated but no modifications to the datapath are permitted.

For each instruction either fill in the appropriate values for the control signals in the table below or put a line through the whole row if the instruction cannot be implemented using the existing Beta datapath. Use “—” to indicate a “don’t care” value for a control signal. The values can be a function of Z (which is 1 when Reg[Ra] is zero).

LDX( Ra, Rb, Rc ) // Load indexed
   EA ← Reg[Ra] + Reg[Rb]
   Reg[Rc] ← Mem[EA]
   PC ← PC + 4

STX( Ra, Rb, Rc ) // Store indexed
   EA ← Reg[Ra] + Reg[Rb]
   Mem[EA] ← Reg[Rc]
   PC ← PC + 4

MVZC(Ra, literal, Rc) // Move constant if zero
   If Reg[Ra] == 0 then Reg[Rc] ← SXT(literal)
   PC ← PC + 4

SOB(Ra, literal, Rc) // Subtract one and branch
   PC ← PC + 4
   EA ← PC + 4*SEXT(literal)
   tmp ← Reg[Ra]
   Reg[Rc] ← Reg[Ra] − 1
   if tmp != 0 then PC ← EA

ARA(Ra, literal, Rc) // Add Relative Address
   Reg[Rc] ← Reg[Rc] + PC + 4 + 4*SEXT(literal)
   PC ← PC + 4

(FILL IN TABLE BELOW)

<table>
<thead>
<tr>
<th>Instr</th>
<th>ALUFN</th>
<th>WERF</th>
<th>BSEL</th>
<th>WDSEL</th>
<th>MOE</th>
<th>MWR</th>
<th>RA2SEL</th>
<th>PCSEL</th>
<th>ASELO</th>
<th>WASELO</th>
</tr>
</thead>
<tbody>
<tr>
<td>LDX</td>
<td>&quot;4&quot;</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>STX</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>MVZC</td>
<td>&quot;B&quot;</td>
<td>2</td>
<td>1</td>
<td>1</td>
<td>?</td>
<td>0</td>
<td>?</td>
<td>?</td>
<td>?</td>
<td>?</td>
</tr>
<tr>
<td>SOB</td>
<td>&quot;4&quot;</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>?</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>ARA</td>
<td>&quot;4&quot;</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>?</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>
Problem 3.

Ben Bitdiddle is proposing the short assembly language program shown to the right as a manufacturing test to ensure the correct operation of the Control ROM. He is assuming — and you may too — that the Beta datapath components (e.g., Memories, ALU, muxes, register file, adders) are working correctly and that any errors in execution are due to faulty signals from the Control ROM. Ben’s plan is to run the program then look at the value in the memory location labeled ANS. If the value is 0x6004, the test passes, otherwise the Beta being tested is declared faulty and discarded.

For each of the following faults, indicate the value that the faulty Beta will store into ANS.

(A) RA2SEL is stuck at the value 0.

\[ \text{Value stored in ANS by faulty Beta: } 0x6003 \]

(B) WDSEL[1:0] is stuck at the binary value 00.

\[ \text{Value stored in ANS by faulty Beta: } 0x8 \]

(C) PCSEL[2:0] is stuck at the binary value 000.

\[ \text{Value stored in ANS by faulty Beta: } 0x6005 \]

Problem 4. Beta Implementation

Consider the assembly language program shown to the right. Assume that all register values are initialized to 0, execution starts at PC=0 and halts when HALT() is executed.

This program is run on 4 different broken Betas, where each Beta has a specified control signal stuck at the specified value, i.e., the control signal value is fixed and is not affected by the value produced by the Beta’s CTL module. For each broken Beta, please give the value in registers R1, R2, R3, and the location X: after the programs halts. Assume that any don’t care control signal values are 0.

<table>
<thead>
<tr>
<th>Broken control signal</th>
<th>Final value in</th>
<th>Location X:</th>
</tr>
</thead>
<tbody>
<tr>
<td>RA2SEL stuck at 0</td>
<td>42 1 0xc 0</td>
<td>contents of R0</td>
</tr>
<tr>
<td>WDSEL stuck at 0b00</td>
<td>0x10 8 0xc 0x10</td>
<td></td>
</tr>
<tr>
<td>WASSEL stuck at 1</td>
<td>0 0 0 -42</td>
<td></td>
</tr>
<tr>
<td>WERF stuck at 1</td>
<td>0x14 1 0xc 42</td>
<td></td>
</tr>
</tbody>
</table>

\[ \text{. = 0 } \]
\[ \text{LD(R31,X,R0)} \]
\[ \text{ADDC(R0,1,R1)} \]
\[ \text{BNE(R1,L1,R31)} \]
\[ \text{ADDC(R1,1,R1)} \]
\[ \text{L1: ST(R1,ANS,R31)} \]
\[ \text{HALT()} \]
\[ \text{X: .LONG(0x6003)} \]
\[ \text{ANS: .LONG(0)} \]

\[ \text{. = 0 } \]
\[ \text{LD(R31,X,R1)} \]
\[ \text{CMPLTC(R1,0,R2)} \]
\[ \text{BF(R2,end,R3)} \]
\[ \text{SUB(R31,R1,R1)} \]
\[ \text{ST(R1,X,R31)} \]
\[ \text{END: HALT()} \]
\[ \text{X: .LONG(-42)} \]
Problem 5.

In this problem, you will consider a number of plausible hardware faults in an otherwise working Beta processor; you may want to consult the diagram and documentation on the backs of pages of this quiz. Each of the faults involves changing a particular output of the control logic to some new (incorrect) constant value. In each case, you are to evaluate the impact of the fault on each of the following Beta instructions:

I1: \text{ST}(R0, 0\times100, R1)
I2: \text{JMP}(LP, R31)
I3: \text{BEQ}(R31, .+4, R0)
I4: \text{SUB}(R1, R0, R0)

For each of the following faults, identify which (if any) of the above instructions will fail to work properly – that is, if the fault might effect the processor state (register and PC values) after the execution of the instruction. Be careful: some of these are tricky!

(A) ALUFIN stuck at code for "." (32-bit SUBTRACT)

Which instruction(s) fail? Circle all applicable, or NONE: \text{I1} \text{I2} \text{I3} \text{I4} \text{NONE}

(B) RA2SEL stuck at 1

Note for \text{I4}: R5 = R0, so RA2SEL doesn't matter

Which instruction(s) fail? Circle all applicable, or NONE: \text{I1} \text{I2} \text{I3} \text{I4} \text{NONE}

(C) WERF stuck at 0

Which instruction(s) fail? Circle all applicable, or NONE: \text{I1} \text{I2} \text{I3} \text{I4} \text{NONE}

(D) BSEL stuck at 0

Which instruction(s) fail? Circle all applicable, or NONE: \text{I1} \text{I2} \text{I3} \text{I4} \text{NONE}

Problem 6.

(A) The Beta executes the assembly program below starting at location 0 and stopping when it reaches the HALT() instruction. Please give the values in the indicated registers after the Beta stops. Write the values in hex or write “CAN’T TELL” if the values cannot be determined.

\begin{tabular}{llllllll}
\hline
\text{addr} & 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 & 8 & 9 & 10 & 11 & 12 & 13 & 14 \\
\hline
\text{LD}(r31, X, r0) & \text{CMPL}(r0, r31, r1) & \text{BNE}(r1, L1, r2) & \text{ADDC}(r31, 1, r0) & \text{L1:} & \text{HALT()} & \text{X:} & \text{LONG}(0x87654321) \\
\hline
\end{tabular}

Value left in \text{R0} or “CAN’T TELL”:

Value left in \text{R1} or “CAN’T TELL”:

Value left in \text{R2} or “CAN’T TELL”:

6.004 Worksheet - 7 of 8 - L10 - Beta Implementation
(B) Redo part (A) but this time assume that all the control signals going to the datapath from the control logic are stuck at logic 0, except for WERF which operates as expected. Note that when ALUFN[4:0] = 0b00000, the ALU computes A+B.

\[ PCSEL = 0 \Rightarrow \text{branch not taken} \]
\[ WDSEL = 0 \Rightarrow \text{PC4 always written to Rc} \]

Value left in R0 or “CAN’T TELL”: 0x 10

Value left in R1 or “CAN’T TELL”: 0x 8

Value left in R2 or “CAN’T TELL”: 0x C

(C) Bettah Beta Inc. (you can tell they’re based in Boston!) is proposing a new Beta instruction TCLR that sets Rc to the current value of a memory location whose address is in Ra and writes a zero to that location, all in a single cycle. They are assuming that main memory works as it does in JSim: its read ports are combinational and the write port takes a CLK signal and performs the write at the end of the current cycle – so the same memory location can be read and written in the same clock cycle.

Here’s their draft entry for the Beta reference manual:

<table>
<thead>
<tr>
<th>Usage:</th>
<th>TCLR(Ra,Rc)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Opcode:</td>
<td>011010</td>
</tr>
<tr>
<td>Ra</td>
<td>Unused</td>
</tr>
<tr>
<td>Operation:</td>
<td>PC ← PC + 4</td>
</tr>
<tr>
<td></td>
<td>EA ← Reg[Ra]</td>
</tr>
<tr>
<td></td>
<td>Reg[Rc] ← Mem[EA]</td>
</tr>
<tr>
<td></td>
<td>Mem[EA] ← 0</td>
</tr>
</tbody>
</table>

The contents of register Rc are set to the contents of the memory location whose address is in Ra. Then, at the end of the cycle, that memory location is set to 0.

Please fill in the appropriate values for the control signals that will cause the datapath to implement the correct operations OR briefly explain why TCLR cannot be implemented with the existing Beta datapath in a single cycle.

Fill in table:

<table>
<thead>
<tr>
<th>Instr</th>
<th>ALUFN</th>
<th>WERF</th>
<th>BSEL</th>
<th>WDSEL</th>
<th>MWR</th>
<th>RA2SEL</th>
<th>PCSEL</th>
<th>ASEL</th>
<th>WASEL</th>
</tr>
</thead>
<tbody>
<tr>
<td>TCLR</td>
<td>&quot;A&quot;</td>
<td>1</td>
<td>-</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

ASEL=0, ALUFN="A" => memory address in Reg[RA]
WDSEL=2, WERF=1, WASEL=0 => register written with Mem[Reg[RA]]
RA2SEL=0, WR=1 => memory write data is Reg[R6]=Reg[31]=0

6.004 Worksheet - 8 of 8 - L10 - Beta Implementation