Please enter your name and Athena login name in the spaces above. Mark the section where you would like to get your graded quiz on Wednesday. Enter your answers in the spaces provided after each question. You can use the extra white space and the backs of the pages for scratch work.

Problem 1. Beta Operation (6 points)

For the Beta instruction sequence shown below, indicate the values in the specified registers after the sequence has been executed starting at location 0. Execution terminates when the HALT() instruction is reached. Assume that all registers have been initialized to 0 before execution begins.

Remember that even though the Beta reads and writes 32-bit words from memory, all addresses are byte addresses, i.e., the addresses of successive words in memory differ by 4.

```
LD(r31, X, r0)
CMPLE(r0, r31, r1)
BNE(r1, L1, r1)
ADDC(r31, 17, r2)
BEQ(r31, L2, r31)
L1: SRAC(r0, 4, r2)
L2: HALT()
```

Give the 32-bit binary representation for the contents of location 0 (2 points):
Problem 2. Finite State Machines (6 points)

We met the DD sequential circuit in Quiz 1 – its circuit diagram is shown to the right. DD implements a FSM that has one input (IN) and one output (OUT). Please fill in the truth table and draw the state transition diagram for the FSM, remembering to label each arc with the appropriate value of IN and to specify the value of OUT for each state. Each state has been labeled with one of the four possible $S_1S_0$ values. You do not have to specify the initial state of the FSM. Since OUT is only a function of $S_1$ and $S_0$, this is a Moore machine, so the value of OUT is specified inside the state circles.

Fill in truth table and draw state transition diagram for FSM DD

<table>
<thead>
<tr>
<th>$S_1$</th>
<th>$S_0$</th>
<th>IN</th>
<th>$S_1'$</th>
<th>$S_0'$</th>
<th>OUT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
</tr>
</tbody>
</table>

Scratch diagram and truth table can be found on back of previous page
Problem 3. Pipelining (6 points)

For each of the questions below, please create a valid K-stage pipeline of the given circuit. Each component in the circuit is annotated with its propagation delay $t_{PD}$. Show your pipelining contours and place large black circles (●) on the signal arrows to indicate the placement of pipeline registers. Give the latency and throughput of each design, assuming ideal registers ($t_{PD}=0$, $t_{SETUP}=0$). Remember that our convention is to place a pipeline register on each output.

(A) (2 points) Show the maximum-throughput 2-stage pipeline using a minimal number of registers.

Latency (ns): __________
Throughput (ns$^{-1}$): __________

(B) (2 points) Show the maximum-throughput pipeline using a minimal number of registers.

Latency (ns): __________
Throughput (ns$^{-1}$): __________

(C) (2 points) Show the maximum-throughput pipeline using a minimal number of registers. In this diagram the “4” component has been replaced by an equivalent pipelined component having 2 stages, each with a max $t_{PD}$ of 2.

Latency (ns): __________
Throughput (ns$^{-1}$): __________
Problem 4: Stacks and Procedure Calls (12 points)

The following C program has two mutually recursive procedures \( f \) and \( g \). The corresponding assembly language is shown to the right with the code for \( f \) followed by the code for \( g \). Also shown is a partial stack trace taken when the Beta has been halted at the instruction labeled “g1,” sometime during the execution of \( f(5) \). The memory location pointed to by BP is indicated on the trace.

\[
\text{int } f(\text{int } x) \{ \\
\quad \text{return } g(x-1) \times 2; \\
\}
\]

\[
\text{int } g(\text{int } y) \{ \\
\quad \text{if } (y == 0) \text{ return } 0; \\
\quad \text{else return } f(y) + 1; \\
\}
\]

(A) (3 Points) What are the values in R0, BP and LP at the time execution was halted? Please express the values in hex or write “CAN’T TELL”.

Value in R0: 0x__________
Value in BP: 0x__________
Value in LP: 0x__________

(B) (5 Points) Please fill in the values for the blank locations in the stack trace shown on the right. Please express the values in hex.

Fill in stack values for blank locations

(C) (2 Points) If the DEALLOCATE(1) instruction in the code for \( f \) is removed, will the program still work correctly, i.e., compute the same answer and obey our contract for procedure calls?

Can remove DEALLOCATE(1) in \( f \)? YES … NO

(D) (2 Points) What is the value the assembler assigns to the symbol “g” during assembly? Please express the value in hex or write “CAN’T TELL”.

Value assembler assigns to symbol “g”: 0x__________

END OF QUIZ 2!